

BSTZ No. 55123P231  
Express Mail No. EL802886593

UNITED STATES PATENT APPLICATION

FOR

A SELF-ALIGNED NPN TRANSISTOR WITH RAISED EXTRINSIC BASE

Inventors:  
Alexander Kalnitsky  
Alexei Shatalov  
Michael Rowlandson  
Sang H. Park  
Robert F. Scheer  
Fanling H. Yang

Prepared by:

Blakely, Sokoloff, Taylor & Zafman LLP  
12400 Wilshire Boulevard, Suite 700  
Los Angeles, California 90025  
(714) 557-3800

## A SELF-ALIGNED NPN TRANSISTOR WITH RAISED EXTRINSIC BASE

### FIELD OF THE INVENTION


[0001] This invention relates generally to semiconductor processing, and in particular, to a method of forming a self-aligned bipolar transistor with a raised extrinsic base.

### BACKGROUND OF THE INVENTION

[0002] Processes are known for fabrication of bipolar transistors having an extrinsic base region self-aligned to the sacrificial emitter structure. One example of such a process is described by M. Racanelli et al. in an article entitled "Ultra High Speed SiGe NPN for Advanced BiCMOS Technology", in the IEDM-2001 proceedings. Link base and extrinsic base implants are blocked from penetration in the intrinsic device area by the sacrificial emitter feature and the sacrificial emitter feature with a side wall spacer, respectively. Heavy p-type implants required to convert epitaxially deposited base material into a low resistivity extrinsic base region result in the generation of interstitial defects in the single crystal portion of the extrinsic base. The presence of interstitial defects promotes the transient enhanced diffusion of boron from the extrinsic base region into the intrinsic base during subsequent thermal processing. Interstitial defects also promote transient diffusion of the boron incorporated in the epitaxial base layer which leads to the effective base widening and the device speed reduction.

[0003] Another problem associated with the fabrication of higher speed bipolar transistors is the need to form thinner base films, which directly translates into a high base resistance. Figure 1 illustrates a cross-sectional view of a typical npn bipolar transistor. The extrinsic link base region ( $R_{bsh}$ ) comprises a thin Si, SiGe or SiGe:C epitaxial layer as used in the intrinsic base. Although heavily doped, this region will have higher resistance for thinner base films (faster transistors).

### R<sub>b</sub> (Ohm) vs the R<sub>bshl</sub> sheet resistance



[0004] The graph shown above illustrates the calculated dependence of base resistance R<sub>b</sub> on the link base sheet resistance (R<sub>bshl</sub>) for a given device geometry. A factor of three reduction in the link base resistance (R<sub>bshl</sub>) will result in a significant (approximately 80 ohm) reduction in base resistance (R<sub>b</sub>).

[0005] In view of the above, it is apparent that there is a need to provide a high speed bipolar transistor and a method of fabricating a high speed bipolar transistor which reduces or avoids the above mentioned problems.

### SUMMARY OF THE INVENTION

[0006] In accordance with the invention, a new and improved bipolar transistor and a method of forming same is provided. The bipolar transistor has a raised extrinsic base such that the link base resistance is reduced by providing an extrinsic base which is thicker than the intrinsic base. The increase in thickness of the extrinsic base provides a less resistive layer of the heavily doped link base region.

[0007] The method of forming the bipolar transistor includes depositing a first epitaxial layer on a substrate to form a base region having an intrinsic base region and an extrinsic base region. The extrinsic base region is raised by depositing a second epitaxial layer over a portion of the first epitaxial layer such that the thickness of the extrinsic base layer is  $x$  and the thickness of the intrinsic layer is  $y$ , wherein  $x > y$ .

[0008] The second epitaxial layer is deposited using a chemical vapor epitaxial device where heavily p-type (e.g. boron) doped silicon is deposited selectively on exposed silicon surfaces. In order to improve process selectivity, a heavily p-type doped SiGe

may be optionally deposited, where the concentration of Ge to Si is gradually reduced from above 5% to close to 0% during the epitaxy process. As such, the second epitaxy layer has the highest concentration of Ge near the interface of the first epitaxy layer and the second epitaxy layer. The concentration of Ge is gradually reduced to near 0% at the top surface of the second epitaxy region.

[0009] Other aspects, features and techniques of the invention will become apparent to one skilled in the relevant art in view of the following detailed description of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0010] Figure 1 illustrates a partial cross-sectional view of a typical prior art npn bipolar transistor

[0011] Figure 2 illustrates a partial cross-sectional view of a npn bipolar transistor in accordance with the invention.

[0012] Figure 3A illustrates a cross-sectional view of an exemplary semiconductor device shown at a step of an exemplary method of forming a npn bipolar transistor in accordance with the invention.

[0013] Figure 3B illustrates a cross-sectional view of the exemplary semiconductor device shown at a subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0014] Figure 3C illustrates a cross-sectional view of the exemplary semiconductor device shown at another subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0015] Figure 3D illustrates a cross-sectional view of the exemplary semiconductor device shown at another subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0016] Figure 3E illustrates a cross-sectional view of the exemplary semiconductor device shown at a subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0017] Figure 3F illustrates a cross-sectional view of the exemplary semiconductor device shown at a subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0018] Figure 3G illustrates a cross-sectional view of the exemplary semiconductor device shown at a subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0019] Figure 3H illustrates a cross-sectional view of the exemplary semiconductor device shown as a subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

[0020] Figure 3I illustrates a cross-sectional view of the exemplary semiconductor device shown as a subsequent step of the exemplary method of forming the npn bipolar transistor in accordance with the invention.

#### DETAILED DESCRIPTION OF THE INVENTION

[0021] Figure 2 illustrates a cross-sectional view of a npn bipolar transistor 20 in accordance with the invention. The bipolar transistor 20 has a n-type emitter region 22, a p-type base region 24, and an n-type collector region 26. The bipolar transistor 20 comprises a p-type substrate 28 and a p-type Si, SiGe or SiGe:C epitaxial layer. It shall be understood that the substrate, emitter region, base region, and collector region may be doped with the opposite conductivity, i.e. the substrate may be n-type, the emitter may be p-type, the base region may be n-type, and the collector region may p-type.

[0022] The emitter region 22 comprises a polysilicon emitter 34 having a first portion with a width  $a$ , a second portion with a width  $b$ , and a third portion with a width  $c$  wherein  $c > b > a$ . The first portion defines an emitter base junction having the width  $a$ , and the third portion defines the emitter contact region having the width  $c$ . A surface of the emitter contact region includes a refractory metal silicide layer 36 such as  $\text{CoSi}_2$  or  $\text{TiSi}_2$  to reduce contact resistance with an emitter contact 38. Emitter spacers 40 directly abut the walls of the polysilicon emitter 34. In the exemplary embodiment, the emitter spacers 40 are formed from a dielectric such as silicon dioxide or silicon nitride.

[0023] The base region 24 has an intrinsic base region 42 and an extrinsic base region 44. As can be seen in Figure 2, the extrinsic base region 44 is raised relative to the intrinsic base region 42. The base region 24 may be further defined as comprising a mono crystalline portion and a poly crystalline portion. The mono crystalline portion is directly over the mono crystalline portion of the substrate 28 and the poly crystalline portion is supported by an oxide layer 50. A surface of the extrinsic base region 44 is raised relative to the surface of the intrinsic base region 42 outside of the intrinsic base region 42. The extrinsic base region 44 has a thickness  $x$  and the intrinsic base region

has a thickness  $y$ , wherein  $x > y$ . The base regions 24 further includes a refractory metal silicide layer 52 such as  $\text{CoSi}_2$  or  $\text{TiSi}_2$  to reduce contact resistance with base contacts. The surface of the bipolar transistor is coated with an interlayer insulating film 54 such as silicon dioxide.

[0024] Figure 3A illustrates a cross-sectional view of an exemplary semiconductor device 100 at a step of an exemplary method of forming a bipolar transistor in accordance with the invention. At this step, the semiconductor device 100 comprises a p-type Si substrate 102 having a n- type collector region 104 and a p-type Si, SiGe or SiGe:C epitaxial layer 106. The epitaxial layer 106 is deposited over the surface of the substrate 102 such that a mono crystalline portion 108 of the epitaxial layer 106 is deposited over the mono crystalline portion 110 of the substrate 102 and a poly crystalline portion 112 of the epitaxial layer 106 is deposited over an oxide layer 114 of the substrate 102. It is noted that the epitaxial layer 106 may comprise multiple layers such as a lower p-type layer doped with boron and a thin n-type layer doped with arsenic.

[0025] An ONO (oxide-nitride-oxide) stack 116 is formed on the substrate 102, wherein the thickness of the ONO (oxide-nitride-oxide) stack determines the final height of the polysilicon emitter. The ONO (oxide-nitride-oxide) stack 116 comprises a thin silicon dioxide layer 118, a silicon nitride layer 120, and a top silicon dioxide layer 122. The thin silicon dioxide layer 118 is thermally grown over the epitaxial layer 106 to a sufficient thickness to serve as an etch stop for silicon nitride reactive ion etch. The silicon nitride layer 120 may be deposited by low-pressure- chemical-vapor-deposition (LPCVD) or other processes known to one skilled in the art to a thickness ranging from about 50 to 500 Angstroms, and the top silicon dioxide layer 122 may be deposited by PECVD to a thickness ranging from about 1,000 to 10,000 Angstroms.

[0026] Figure 3B illustrates a cross-sectional view of the exemplary semiconductor device 100 at a subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. At this subsequent step, an emitter mask layer is formed over the top silicon dioxide layer 122. The emitter mask layer may be formed of photo resist material or other materials that can serve as a mask for a subsequent process of selectively etching the top silicon dioxide layer 122 and the underlying silicon nitride layer 120 to form an emitter window 124. The thin silicon dioxide layer 118 is left in place to protect the surface of a base region from contamination and to improve implant uniformity. A self-aligned collector implant is then performed by ion

implanting an n-type dopant such as arsenic or phosphorous through the emitter window 124 using implant energies ranging from 80 keV to 200 keV at a dose ranging from  $1E12$  to  $5E13\text{ cm}^{-2}$ . The n-type ions pass through the base region to form a narrow medium doped region just below the base region and self aligned to the emitter window 124. After performing the ion implant, the thin oxide layer 118 is wet etched at the emitter window 124 by a HF dip. During the wet etching, side walls 126 of the top silicon dioxide layer 122 are also etched and pulled back. A layer of polysilicon 128 is deposited onto the substrate 102. In the exemplary method, the polysilicon layer 128 may be in situ doped with n-type dopant while deposited by low- pressure-chemical-vapor-deposition (LPCVD), epitaxial silicon reaction, or other processes known in the art.

[0027] Figure 3C illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. In this subsequent step, a polysilicon emitter 130 is formed by etching back the polysilicon layer 128, wherein the top surface of the polysilicon layer 128 is coplanar to the top surface of the top silicon dioxide layer 122 after the etch back is completed. In the exemplary method, the polysilicon layer 128 is isotropically etched back by reactive plasma ion etching. As an alternative, the polysilicon layer 128 may be etched back by a combined process which includes chemical mechanical polishing (CMP) and etch back.

[0028] Figure 3D illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. In this subsequent step, the polysilicon emitter 130 is exposed by selectively removing the top silicon dioxide layer 122. In the exemplary method, the sidewalls of the polysilicon layer 128 are exposed as a result of the oxide wet etch.

[0029] Figure 3E illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. In this subsequent step, a thin nitride spacer 132 adjacent to the polysilicon emitter 130 is formed by depositing a layer of silicon nitride 134 having a thickness in the range of 0.01 microns to 0.1 microns and isotropically etching the layers of silicon nitride 134. In the exemplary method, the silicon nitride layers 120, 134 are directionally etched with a plasma etcher.

[0030] Figure 3F illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. In this subsequent step, the extrinsic base region 136 is raised. The thin silicon dioxide layer 118 is wet etched with HF, and a heavily p-type doped epitaxial layer 140 is selectively deposited at a relatively low temperature over the base epitaxial layer 106 and over the polysilicon emitter 130 (the polysilicon emitter 130 can optionally be protected by a layer of low temperature thermal oxide). In the exemplary method, the epitaxial layer 140 is deposited in a chemical vapor epitaxy device wherein heating elements raise a susceptor to a temperature between 650 to 750 °C. Gases such as silane (SiH<sub>4</sub>), a boron-containing gas and, optionally, germane (GeH<sub>4</sub>) are introduced into a process chamber. Germane is typically introduced to improve the selectivity of the deposition on silicon relative to nitride. Percentage of germane is gradually reduced to near zero percent (between 0.5 percent and 0 percent) such that the percentage by mole fraction of germane gas to silane gas decreases from about 5 to 10 percent near the beginning of the epitaxy process to less than 1 percent near the end of the epitaxy process.

[0031] Once the SiGe seed is formed, the germane concentration may be reduced while still providing epitaxy without increasing the temperature in the reactor. The reduction of the germane concentration causes the Ge concentration to diminish near the surface of the raised extrinsic base 136. As a result, it is easier to form silicides on the top portion of the raised extrinsic base 136. As an option, a self-aligned silicide formation of the extrinsic base region 136 and emitter region 142 may be performed (not shown).

[0032] Figure 3G illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. In this subsequent step, the thickness of the thin nitride spacer 132 is increased to a thickness on the order of about 0.1 microns to increase the width of the emitter region 142 in order to prevent the emitter silicide layer from shorting with the base silicide layer and in order to prevent the emitter contact etch exposing the base region 144. The thickness of the thin nitride spacer 132 is increased to form the nitride spacer 150 by forming a conformal silicon nitride layer 152 on the substrate 102 and selectively etching back the silicon nitride layer 152. In the exemplary method, the silicon nitride layer 152 is etched back by a reactive ion etch

[0033] Figure 3H illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar

transistor in accordance with the invention. In this subsequent step, a silicide layer 154 is formed at the surface of the raised extrinsic base region 144 and the top surface of the emitter region 142.

[0034] Figure 3I illustrates a cross-sectional view of the exemplary semiconductor device 100 at another subsequent step of the exemplary method of forming a bipolar transistor in accordance with the invention. The surface of the substrate 102 is coated with an interlayer insulating film 156 such as silicon dioxide and planarized. An emitter contact window 158, base contact window 160, and collector contact window (not shown) are patterned and etched through the interlayer insulating film 156, and base contacts 162, an emitter contact 164, and collector contact (not shown) are formed.

[0035] In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto departing from the broader spirit and scope of the invention. For example, the raised base approach can be adapted to work in various schemes utilizing the sacrificial emitter feature. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive case.